

**Listing of Claims:**

1. (currently amended) A method of digital communication between two devices, said method comprising the steps of:

(1) a control device transmitting a clock signal, a frame signal and an instruction to transmit a predetermined bit pattern;

(2) a target device, responsive to receipt of said instruction to transmit a predetermined bit pattern and responsive to receipt of said frame signal, transmitting said predetermined bit pattern using said received clock signal;

(3) said control device sampling for bits of said predetermined bit pattern at predetermined sampling times;

(4) if said control device does not detect said predetermined bit pattern, adding a delay of a fraction of a clock period to said predetermined sampling times and repeating steps (1), (2) and (3);

(5) if said control device detects said predetermined bit pattern, setting a sum of all said delays added in step 4 as a delay period to be used by said control device for sampling data for further transmissions from said target device to said control device;

(6) said control device using said delay period for sampling all further data transmissions from said first target device to said second control device; and,

wherein said control device performs step (3) twice before proceeding to steps (4) or (5).

2. (cancelled)

3. (previously presented) The method of claim 1 wherein said frame signal is a frame synchronization signal denoting a beginning of a frame.

4. (cancelled)

5. (previously presented) The method of claim 1 wherein said frame signal is transmitted on a first signal line, said predetermined bit pattern and all further data is

transmitted on a second signal line and a clock signal is transmitted on a third signal line and wherein transmissions on said second signal line and said predetermined sampling times are also a function of said clock signal.

6. (cancelled).

7. (previously presented) The method of claim 5 wherein said clock signal is generated at said control device.

8. (cancelled).

9. (cancelled).

10. (previously presented) The method of claim 5 wherein, in step (4), said delay is one-half of a clock cycle.

11. (cancelled).

12. (currently amended) A method of digital communication between two devices, said method comprising the steps of:

(1) a control device transmitting a clock signal, a frame signal and an instruction to transmit a predetermined bit pattern;

(2) a target device, responsive to receipt of said instruction to transmit a predetermined bit pattern and responsive to receipt of said frame signal, transmitting said predetermined bit pattern using said received clock signal;

(3) said control device sampling for bits of said predetermined bit pattern at predetermined sampling times;

(4) if said control device does not detect said predetermined bit pattern, adding a delay of a fraction of a clock period to said predetermined sampling times and repeating steps (1)–(2) and (3);

(5) if said control device detects said predetermined bit pattern, setting a sum of all said delays added in step 4 as a delay period to be used by said control device for sampling data for further transmissions from said target device to said control device;

(6) said control device using said delay period for sampling all further data transmissions from said first target device to said second control device; and,

(7) said target device predicting arrival of said frame signal and commencing transmission of data in anticipation of receipt of frame signal.

13. (previously presented) A communication device for receiving digital data from another device, said communication device comprising:

a receive port for receiving data transmitted to said communication device from a target device;

a processor adapted to:

(a) sample data received at said receive port for a predetermined bit pattern at predetermined sampling times and wherein a frame signal transmitted by said communication device initiates transmittal of said predetermined bit pattern by said target device using a clock signal transmitted from said communication device;

(b) if said communication device does not detect said predetermined bit pattern, adding a delay of a fraction of a clock period to said predetermined sampling times and repeating step (a);

(c) if said communication device detects said predetermined bit pattern, setting a sum of all said delays added in step (b) as a delay period to be used by said communication device for sampling data; and

(d) using said delay period for sampling further data transmissions; and

wherein said processor performs step (a) twice before proceeding to steps (b) or (c).

14. (previously presented) The communication device of claim 13 further comprising:

means for generating said frame signal; and

a second port for transmitting said frame signal to said target device.

15. (previously presented) The communication device of claim 13 wherein said frame signal is a frame synchronization signal denoting a beginning of a frame.

16. (previously presented) The communication device of claim 14 further comprising means for generating said clock signal; and

a third port for transmitting said clock signal to said target device and wherein transmission of said predetermined bit pattern and said sampling times also are a function of said clock signal.

17. (previously presented) The communication device of claim 16 wherein said digital communication is carried out under the control of a controller and is conducted between at least one target device.

18. (cancelled).

19. (currently amended) The communication device of claim 13 wherein said processor is further adapted to transmit an instruction to said ~~other~~ another device, responsive to which said other device transmits said predetermined bit pattern.

20. (previously presented) A method of receiving digital communication at a receiving device, said method comprising the steps of:

(1) receiving from a transmit device a predetermined bit pattern sent in response to a signal transmitted from said receiving device using a clock signal transmitted from said receiving device;

(2) sampling for bits of said predetermined bit pattern at predetermined sampling times;

(3) if said predetermined bit pattern is not detected, adding a delay of a fraction of a clock period to said predetermined sampling times and repeating steps (1) and (2);

(4) if said predetermined bit pattern is detected, setting a sum of all said delays added in step (3) as a delay period to be used for sampling data for further transmissions from said transmit device;

(5) using said delay period for sampling further data communications from said transmit device; and,

wherein said second device performs step (2) twice before proceeding to steps (3) or (4).

21. (previously presented) A method of receiving digital communication at a receiving device, said method comprising the steps of:

(1) receiving from a transmit device a predetermined bit pattern sent in response to a signal transmitted from said receiving device using a clock signal transmitted from said receiving device;

(2) sampling for bits of said predetermined bit pattern at predetermined sampling times;

(3) if said predetermined bit pattern is not detected, adding a delay of a fraction of a clock period to said predetermined sampling times and repeating steps (1) and (2);

(4) if said predetermined bit pattern is detected, setting a sum of all said delays added in step (3) as a delay period to be used for sampling data for further transmissions from said transmit device;

(5) using said delay period for sampling further data communications from said transmit device; and,

(6) said transmit device predicting arrival of said frame signal and commencing transmission of data in anticipation of receipt of said frame signal.

22. (cancelled)

23. (previously presented) The method of claim 12 wherein said frame signal is a frame synchronization signal denoting a beginning of a frame.

24. (canceled).

25. (previously presented) The method of claim 12 wherein said frame signal is transmitted on a first signal line, said predetermined bit pattern and all further data is transmitted on a second signal line and a clock signal is transmitted on a third signal line and wherein transmissions on said second signal line and said sampling times are also a function of said clock signal.

26. (previously presented) The method of claim 25 wherein said digital communication is carried out under the control of a controller and is conducted between at least one target device.

27. (currently amended) The method of claim 26 wherein said start of said frame signal and said clock signal are generated at said second control device.

28. (cancelled).

29. (cancelled)

30. (previously presented) The method of claim 25 wherein, in step (3), said added delay is one-half of a clock cycle.

31. (currently amended) A communication system comprising a transmitting device and a communication device,

wherein said communication device comprises:

a receive port for receiving data transmitted to  
said communication device from said transmitting device;

a receiver processor adapted to:

(a) sample data received at said receive port for a predetermined bit pattern at predetermined sampling times and wherein a frame signal transmitted by said communication device initiates transmittal of said

predetermined bit pattern by said transmitting device using said clock signal transmitted by said communication device;

(b) if said communication device does not detect said predetermined bit pattern, adding a delay of a fraction of a clock period and repeating step (a);

(c) if said communication device detects said predetermined bit pattern, adding a sum of said delays added in step (b) as a delay period to be used by said communication device for sampling data; and

(d) using said delay period for sampling further data transmissions; and, wherein said transmitting device comprises a transmitter processor adapted to predicting arrival of said frame signal and commencing transmission of data in anticipation of receipt of said frame signal.

32. (previously presented) The communication device of claim 31 further comprising:  
means for generating said frame signal; and  
a second port for transmitting said frame signal to said transmitting device.

33. (cancelled).

34. (previously presented) The communication device of claim 32 further comprising  
means for generating said clock signal; and  
a third port for transmitting said clock signal to said transmitting device and  
wherein transmission of said predetermined bit pattern and said sampling times also are  
a function of said clock signal.

35. (currently amended) The communication device of claim 34 wherein said ~~digital communication data is carried out transmitted~~ under the control of a controller and is  
conducted between said communication device at least one target device.

36. (currently amended) The communication device of claim 35 wherein said communication device is said controller and said ~~other~~ transmitting device is said target device.

37. (currently amended) The communication device of claim 31 wherein said receiver processor is further adapted to transmit an instruction to said ~~other~~ transmitting device, responsive to which said ~~other~~ transmitting device transmits said predetermined bit pattern.